
DS4830A User’s Guide
59
7.2.6.1 – ADC Configuration Register (ADDATA when ADCFG = 1 and ADCAVG = 0)
When ADCFG = 1 and ADCAVG = 0, writing to the ADDATA register writes to one of the configuration registers.
The configuration register written to is selected by the ADIDX[4:0] bits. The ADIDX[4:0] bits are automatically
incremented after a write to ADDATA. This allows consecutive writes of ADDATA to setup consecutive configuration
registers. The configuration registers are reset to ‘0’ on all forms of reset.
* When ADCFG = 1, unrestricted read, but can only be written to when ADCONV = 0.
Reserved. The user should not write to this bit.
ADC Gain Select. This bit selects the ADC scale factor.
* When the ADCG4 select, the ADC input should not be above 3.6V. It is limited by VDD
Alternate location for conversion result. These bits specify the alternate location for
storing the ADC conversion result when LOC_OVR bit in the ADCN register is set to ‘1’.
ADC Acquisition Extension Enable. Setting this bit to ‘1’ enables additional acquisition
time to be inserted prior to this conversion. Clearing this bit to ‘0’ disables the extended
ADC Data Alignment Select. This bit selects the ADC data alignment mode. Setting this
bit to ‘1’ returns ADC data left aligned in ADDATA [15:2] with ADDATA[1:0] zero padded.
Clearing this bit to ‘0’ returns ADC data in right aligned format in ADDATA[13:0] with
ADDATA[15:14] sign-extended by ADDATA[13].
ADC Differential Mode Select. This bit selects the ADC conversion mode. When this bit
is set to ‘1’, the ADC conversion is in differential mode. When this bit is cleared to ‘0’, the
ADC conversion is performed in single-ended mode. In single-ended mode, the sample is
measured between the ADC Channel and ground.
ADC Channel Select. These bits select the input channel source for configuration of ADC
conversion.
Komentáře k této Příručce